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Abstract—Performance modeling of parallel applications on
multicore computers remains a challenge in computational co-
design due to the complex design of multicore processors in-
cluding private and shared memory hierarchies. We present
a Scalable Analytical Shared Memory Model to predict the
performance of parallel applications that runs on a multicore
computer and shares the same level of cache in the hierarchy.
This model uses a computationally efficient, probabilistic method
to predict the reuse distance profiles, where reuse distance is a
hardware architecture-independent measure of the patterns of
virtual memory accesses. It relies on a stochastic, static basic
block-level analysis of reuse profiles measured from the memory
traces of applications ran sequentially on small instances rather
than using a multi-threaded trace. The results indicate that the
hit-rate predictions on the shared cache are accurate.
Index Terms—Parallel application, Shared cache, Reuse dis-
tance analysis, Probabilistic models, LLVM Basic blocks
I. INTRODUCTION
With the emergence of Exascale computing, processors with
more number of cores on a chip with complicated cache
designs have become common. Such complicated designs
come with a number of challenges [1], such as efficient use
of available compute power, modeling the performance of
these complex caches, to name a few. Parallel applications
that run on these multi-cores try to leverage this extensive
computing power. One of the key factors that determine the
performance of a parallel application on a multi-core processor
is the availability of data to the cores. One way to measure
the data availability of an application is through the cache
utilization ability, which at the end impacts the performance.
Moreover, modern processors contain shared caches, which
have a significant impact on the performance of an application
in the form of data locality and inter-process communication.
These factors are both complex to analyze and hardware
dependent. Simulation, based on software/hardware co-design
helps to better understand the behavior of applications and
study the impact of the above factors on performance in a
multi-core configuration. Co-design, in fact, helps to tune the
performance of an application. Most of the efforts in co-design
have focused on getting simulation data from cycle-accurate
dynamic instrumentation tools [2]–[5]. However, these sim-
ulations require a large number of runs and require exper-
imentation with a number of hardware configurations. Such
configurations include variations in cache hierarchies, core
counts and problem sizes, all of which contribute to increasing
the complexity of design space exploration. Therefore, using
cycle-accurate dynamic simulators to evaluate performance
can be extremely challenging.
In analyzing the performance of a cache, Reuse Distance
Analysis [6] is one of the commonly used technique. Reuse
distance is the number of unique memory references between
two same consecutive accesses. For sequential programs,
reuse analysis is architecture-independent, whereas for parallel
programs that run on multi-core processors, reuse distance
dependents on how the memory references of threads inter-
act. Therefore, on multi-cores, Concurrent Reuse Distance
(CRD) profiles [7] use a global stack to quantify reuse across
thread-interleaved memory references, and thus accounts for
data sharing and interaction between threads accessing shared
caches. However, CRD profiles are unscalable as the core
count increases, the thread interactions increase, thereby the
memory traces get large, which significantly changes the CRD
profiles.
In this paper, we introduce a scalable reuse distance-based
shared memory model in order to estimate the shared cache
hit rates for different applications. We use a translator based
on the Rose compiler [8] to get the threaded version of a
parallel code written in OpenMP. We develop a compiler-
driven technique to identify the basic blocks of the threaded
programs in measuring the exact probabilities of executing
a given basic block of a program. We explore through dif-
ferent interleaving strategies of execution in order to mimic
the behavior of multi-threaded programs on shared memory
processors. In fact, these strategies are carried-out at the
LLVM basic block [9]. The memory references of the labeled
trace generated from the sequential run of the program and
apply an analytical probabilistic method to measure reuse
profiles of applications. Using these profiles, we measure
cache hit-rates of the applications. We evaluate our approach
on two benchmarks Breadth-First Search (BFS) and Matrix
Multiplication (MatMul) on two processors an Intel Core I7
and an Intel Xeon. We compare our results with the actual
hit-rates calculated from the memory trace generated using
Valgrind [10] Lackey tool. The results show that the model
predicted cache hit-rates are similar to that of the actual hit-
rates.
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II. BACKGROUND
A. Execution of Parallel Application: Fork Join Model
OpenMP uses fork-join model for parallel execution of
a program. The program begins as a sequential application
with master thread. When the first parallel region construct is
encountered, the master thread splits itself (forks) into a team
of identical parallel threads. The forked traces have access to
all the variables from the master thread so those are shared
variables. They also have private variables of their own and can
identify themselves with unique thread number. When the team
threads complete executing all the statements in the parallel
region, they synchronize and terminate (join), leaving only
the master thread. It’s also possible to have nested parallelism
where one of the team threads can split itself.
B. Reuse Distance Analysis
Reuse distance (D) of a memory address which is also
known as LRU stack distance is the number of unique memory
references between two consecutive reference to the same
address. Note that, when a memory address is referenced for
the first time, the reuse distance, D is ∞. Reuse profile is the
histogram of reuse distances for all memory references of a
program. Reuse distance analysis measures the locality [11],
[12] of an application, which can be used to predict cache
performance of that application [13]–[15] and make cache
management policy decisions [16]. For a fully associative
cache with capacity C, the reuse distance of a memory
reference will always trigger a cache miss, if D ≥ C. Fig. 1
shows the reuse distance calculation for a sample trace. In the
example, 50% of memory references will cause a compulsory
cache miss. If we consider that cache size is 3 then 13% of
all memory references will cause a capacity cache miss.
Address a b a c b d d a
RD ∞ ∞ 1 ∞ 2 ∞ 0 3
Fig. 1. Reuse Distance Example
Reuse distance analysis is powerful in the sense that it
is architecture-independent for sequential applications. The
same reuse profile can be used to measure the performance
of different cache sizes. This saves a significant amount of
time in cache hit-rate analysis as we don’t have to collect
memory traces for different cache configurations. A number
of attempts [17]–[19] demonstrated the use of memory traces
for reuse profile calculations. These approaches use binary
instrumentation tools to collect memory traces. The memory
traces used in most of these attempts are large and time-
consuming to process, thereby unscalable. However, recent
attempts in [20]–[23] demonstrated analytical models that
scale with a small input run of a program.
C. Multicore Reuse Distances
Most of the multicore processors contain both shared and
private caches. Although the locality of references of a parallel
program in a multicore processor is somewhat architecture-
specific, it largely depends on the characteristics of the ap-
plication itself. The corresponding thread of a core accesses
the private cache while the shared cache is accessed through
all the cores. Two separate reuse profiles, Concurrent and
Private-stack reuse profiles (CRD and PRD) are used to model
shared and private caches [24]. To measure concurrent reuse
profile, we can interleave memory references from all cores on
a single LRU stack. This interleaving causes different types of
interaction: dilation, overlap, and interception [25]. Figure 2
shows the memory references from two cores. For access of
a at time 4 CRD is 2 where it’s D is 1. Here CRD is larger
than D which shows dilation. On the other hand data sharing
reduces dilation. For the memory reference of a at time 8
CRD is 2 although there are 3 memory references between two
consecutive memory references at time 4 and 8. This shows
overlapping as d is accessed by both cores inside reuse interval
of a. Again for the reference b at time 9, the reused data itself
is shared. So its CRD is 2 which is less than its D.
Time 1 2 3 4 5 6 7 8 9 10
Core C1 a b a e d a b
Core C2 c d b
Fig. 2. Concurrent Reuse Distance Example
Several recent works have focused on CRD profile and per-
formance prediction of the shared cache [26]–[30]. Recently
researchers attempted to use analytical model and sampling
to speed up the performance prediction [24], [31]–[35]. All
these models require trace collection from parallel execution
of an application for different number of threads. On the other
hand, our model collects trace once from the sequential run
of the application. From that trace, we predict shared cache
performance for a different number of threads. This makes our
model highly scalable with core counts.
III. SCALABLE ANALYTICAL SHARED MEMORY MODEL
The scalable analytical shared memory model is a param-
eterized model for performance prediction of parallel codes.
We leverage reuse distance analysis to determine multicore
reuse profile of a parallel program that runs on multiple cores.
The reuse profiles are later used to determine the hit-rates at
different cache hierarchies.
A. Source Code Translation
In the first step, we convert the OpenMP application to
an intermediate threaded code using OpenMP translator in
Rose [8] compiler. In the translation process, the parallel
sections of the original code are transformed into intermediate
threaded code. The threaded version of the code contains
XOMP wrapper functions (generated from the Rose compiler),
that call GNU OpenMP (GOMP) (when compiled with GCC)
library functions. The private variables of the parallel sec-
tions are translated as local variables in the corresponding
threaded version of the code. Each thread under execution
runs the XOMP wrapper functions, where each thread allocates
memory for the local variables. For the shared variables, the
functions in the threaded version of the code receive a structure
of pointers as a parameter. At the beginning of these functions,
all the members of those structures are assigned to locally
declared pointers. We create separate labels for these shared
parts of the code, which is where the assignments happen so
that the memory trace of the shared variables of the code are
grouped in the corresponding basic block labels (described in
the next section).
B. Shared Memory Trace Generation
In the second step, we generate LLVM basic block labeled
memory trace of the translated threaded program. The LLVM
IR of the source code consists of basic blocks, each of which
contains a single entry and exit points. In producing the
trace, we execute the translated code sequentially with smaller
input size of a program. We use LLVM based instrumentation
facilities to generate the basic block labeled memory trace of
the translated program by sequential execution. In this memory
trace the ith basic block(BBi) of the labeled trace contains
all the memory addresses that are accessed as a result of
executing the corresponding straight-line code of (BBi). For
each shared variable, marked with a label, we gather the
corresponding memory references of those shared sections.
Using this memory trace resulted from a sequential execution,
we mimic the behavior of the parallel program and generate
the private memory trace on each thread under execution.
As OpenMP works in fork-join model, the parallel section
of the OpenMP code is executed at the same time on different
cores. Each core has its own copy of the parallel section of
the code. Note that the master thread execute the sequential
part of the code along with the corresponding parallel section
of the code. We mimic this behavior by making copies of the
memory references of each basic block of the parallel sections.
Our mimicking strategy tries to replicate the memory trace of
an OpenMP program on multiple cores. For example, if the
parallel program is using 4 cores, then we take four copies of
a basic block, we then add an offset to the memory addresses
for each of the cores under execution. The basic blocks that
we select obviously belong to the parallel region of the code.
The offset is carried out on all the memory references of all
the basic blocks of a parallel region except for the memory
references of the shared variables. This mimicking strategy
helps to show that the memory references belong to different
cores.
We choose the offset in a way such that the mimicked
memory references do not match with the original memory
references that are produced in the sequential execution.
The original OpenMP execution contains different schedul-
ing strategies to execute the parallel sections of the code.
Recording memory traces for such scheduling strategies are
cumbersome and time and memory inefficient. Therefore, our
model in this paper tries to generate a trace that looks similar
to the OpenMP scheduled traces. Here, we use the above
recorded sequential trace with offsets in order to mimic the
interleaving of threads. Our interleaving strategy distributes
the corresponding memory threads equally among multiple
threads under execution, which is similar to following static
scheduling of OpenMP. We can also distribute the iterations to
the cores according to an adaptive chunk sizes. We can explore
through various interleaving and scheduling strategies, which
is beyond the scope of this paper and we reserve it for future
work. In this way, we find the private memory trace for each
core under execution.
For shared memory, we take the labeled shared memory
references from the sequential trace. These memory references
can be found in the private trace from above, whereas we
are not adding any offset to these variables. However, these
references have the same memory address across multiple
cores in the mimicked trace. These memory references are
interleaved in the same way as the private variables. Similar
traces can be generated with binary instrumentation tools
such as Valgrind [10] and Pin [36], however, we use LLVM
based tool to leverage the advantage of basic blocks of a
program. Valgrind Lackey tool runs the multi-threaded pro-
gram sequentially per thread, where the interleaving of the
threads is left to the operating system, therefore the resultant
memory trace happens to be a multi-threaded trace. On the
other hand, with Pin, one has to produce a sequential trace and
propose interleaving strategies. Nonetheless, we can not derive
a basic block labeled trace from Pin as opposed to LLVM
instrumentation. Once we have the memory trace that mimics
the multi-core execution, we estimate the reuse distances for
each reference in the trace.
C. Probabilistic Reuse Profile Estimation
In our next step, we analytically estimate the probabilistic
concurrent reuse profile of the program (Pr(D)) from our
mimicked share memory trace. The conventional methods of
measuring the reuse profile are expensive due to large memory
traces. We use a technique described in [20], [21] which
produces reuse distances at smaller input sizes of a program
and from those reuse distances, we estimate reuse profiles at
larger input sets. We estimate the reuse profile of a program
using Eq. 1.
Pr(D) =
n(BB)
∑
i=0
P(BBi)×P
(
D|BBi
)
(1)
where n(BB) is the number of basic blocks, P(BBi) is the
apriori probability of executing a basic block and P(D|BBi) is
the conditional probability of executing a basic block.
D. Hit Rate Estimation
With the probabilistic reuse profiles (Pr(D)), we measure
the shared cache hit-rates using an analytical memory model,
a stack distance based cache model (SDCM) [37]. Eq. 2 shows
how to measure the hit-rate at a given reuse distance (P(h |D)).
P(h | D) =
A−1
∑
a=0
(
D
a
)(
A
B
)a(
B−A
B
)(D−a)
(2)
Fig. 3. Compare hit-rates between Valgrind and our model for BFS
application on different number of cores at 6MB cache
Fig. 4. Compare hit-rates between Valgrind and our model for BFS
application on different number of cores at 25MB cache
Fig. 5. Compare hit-rates between Valgrind and our model for MatMul
application on different number of cores at 6MB cache
Fig. 6. Compare hit-rates between Valgrind and our model for MatMul
application on different number of cores at 25MB cache
where D is the reuse distance, A is the associativity of the
cache and B is cache size in terms of number of blocks (which
is cache size over cache line size).
IV. EXPERIMENTAL RESULTS
We evaluate the proposed model on two different CPU
architectures with two benchmarks. The two architectures are
Intel Core-I7 and Intel Xeon processors while the benchmarks
are, breadth first search (BFS) and matrix multiplication (Mat-
Mul). The shared cache (L3) sizes of both the architectures are
6MB and 25MB respectively. In order to validate, we compare
the model predicted shared cache hit-rates with that of the hit-
rates from Valgrind. Note that, we use Valgrind Lackey tool to
get the memory trace of the benchmarks, compute reuse pro-
files, from which we measure the hit rates. Since the Lackey
tool instruments the binary of the application at runtime, we
generate the memory trace by defining the number of threads
using OMP NUM T HREADS environment variable. We run
the experiments for varying number of core counts, 1, 2, 4, 8,
12, 16, 20, 32. In each of these experiments we run Valgrind
to record the traces and the reuse profiles, while our model
runs the programs on one core and mimics the execution for
other core counts.
Fig. 3 and Fig. 4 show the comparison hit-rates between our
model and Valgrind Lackey tool for two different L3 caches
on BFS application, at different number of processors for an
input size of 100 nodes. Fig. 5 and Fig. 6 show a similar
comparison for MatMul with matrix sizes of 62x15 and 15x7.
On an Intel Core-I7, the average hit-rates of BFS are 98.49%
for Valgrind and 96.77% for our model, while for MatMul
97.83% and 95.31%, respectively. Similarly, on an Intel Xeon,
the hit-rates are 98.51% and 96.77% for BFS and 97.90% and
95.31% for MatMul, respectively. On both the benchmarks,
for both the cache configurations, the results show that our
model predicts the shared memory hit-rates accurately.
V. CONCLUSION
Reuse distance analysis has been a valuable tool for appli-
cation locality prediction, cache modeling, and performance
prediction. This paper extends reuse distance analysis to the
parallel application domain by accounting for inter-thread
interactions for shared caches in a static way. It statically
predicts the memory trace of a parallel application on shared
cache from the memory trace of sequential execution of the
code. This makes the method very scalar with core counts
and cache sizes. The results show that our model is very
accurate for the shared cache hit-rate prediction. Furthermore,
the model takes the cache configuration parameters as input
which makes it suitable for design space exploration and cache
sensitivity analysis.
In the future, we will extend the model to predict the hit-
rates on private caches such as L1 and/or L2. Furthermore, We
will explore various scheduling strategies of OpenMP with
different interleaving strategies.
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